




01






Haswell Processor (DDR3)





Haswell Processor (POWER)

04






VDDQ Output Decoupling Recommendations		
330uFx2	7343	BOT socket side
22uFx11	0805	5 on TOP, 6 on BOT inside socket cavity
10uFx10	0805	5 on TOP, 5 on BOT inside socket cavity

+VCCIOA_OUT	2
+VCCIO_OUT	2,40
+VCCIO_PCH	10
+1.5V	6,7,8,10,28,34,38,44
+1.35V_CPU	2,3,12,13,38
+1.05V	2,9,10,11,31,34,37
+VCC_CORE	40,41
+VCCVST	2
+1.35VUS	2,3,12,13,38




4/30: DG 498550
Haswell PWR_DEBUG requires a 150-ohm pull-up resistor to Core when routed to XDP




PROJECT : R63
Quanta Computer Inc.

Size Custom	Document Number SNB 3/4 (POWER)	Rev 1A
Date: Friday, December 21, 2012	Sheet 4	of 44

Haswell Processor (GND)




Haswell Processor (RESERVED, CFG)



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.


	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



CFG[3] (PHYSICAL_DEBUG_ENABLED (DFX PRIVACY))

0 Enable; SET DFX ENABLED BIT IN DEBUG

1. Disable:



CFG[6:5] (PCIe Port Bifurcation Straps)

```
11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```






PROJECT : R63
Quanta Computer Inc.

Size Custom	Document Number SNB 4/4 (GND)	Rev 1A
Date: Friday, December 21, 2012	Sheet 5 of 44	



Pin Name	Strap description	Sampled	Configuration	Circuit									
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode										
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (Int. PU)										
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	0 = Disable 1 = Enable										
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)										
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <thead> <tr> <th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr> </thead> <tbody> <tr> <td>1</td><td>1</td><td>SPI</td></tr> <tr> <td>0</td><td>0</td><td>LPC</td></tr> </tbody> </table>	GNT1#	GNT0#	Boot Location	1	1	SPI	0	0	LPC	
GNT1#	GNT0#	Boot Location											
1	1	SPI											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V										
HDA_SDO	Flash Descriptor Security	PWROK	0 = Security Effect (Int PD) 1 = Can be Overriden										
GPIO8	RSVD	RSMRST#	Internal PU										
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Int. PU)										
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable										
GPIO62 / SUSCLK	PLL On-Die Voltage Regulator Enable	RSMRST#	0 = Disable 1 = Enable (Int PU)										




Vender	Size	P/N
EON	4MB	AKE39ZN0Q03 EON EN25QH32-104HIP
AMIC	4MB	AKE39ZN0800 AMIC A25QE32M-F (QE)
Socket		DFHS08FS023



PROJECT : R63
Quanta Computer Inc.

Size Custom	Document Number PCH 2/6 (SATA/HDA/SPI)	Rev 1A
Date: Monday, December 24, 2012	Sheet 7 of 44	



Lynx Point (GPIO,VSS_NCTF,RSVD)

Clock Gen Power OK (CLG)

09

+3V_DEEP_SUS 6,7,8,10,39
+3VSS 2,6,7,10,34,36,38,39,42,44
+3V 2,6,7,8,10,12,13,14,23,24,25,26,27,28,29,30,31,32,33,34,39,40,42,44
+5VSS 23,29,30,34,36,37,38,39,40,41,42,43,44

PCH MISC PU /PD

EC_A20GATE R638 10K 4 +3V
EC_RCIN# R609 10K 4
PCH_THRMTRIP# R636 1K 4 +1.05V

MFG-TEST

MFG_MODE R567 10K 4 +3V
R568 0 4

Swap GPIO

0 = SGPIO
1 = Default

S_GPIO R646 1K 4 +3V
R645 0 4

GPIO Pull-up/Pull-down(CLG)

DGPU_HOLD_RST# R610 10K 4 +3V_DEEP_SUS
BT_OFF# R622 10K 4 +3V
GPIO35 R649 10K 4 +3V
SIO_EXT_SMI# R684 10K 4 +3V
GPIO70 R364 10K 4 +3V
GPIO71 R371 10K 4 +3V
ODD_PRST# R589 10K 4 +3V
DGPU_PWROK R677 10K 4 +3V
GPIO49 R663 10K 4 +3V
DGPU_PWROK R678 10K 4 +3V
LAN_DISABLE# R362 10K 4 +3V
GPIO27 R578 10K 4 +3VSS5
10/12: SI modify
10/17: SI modify Del R577

for DS3

RF_OFF# R572 1K 4 +3V_DEEP_SUS

Intel ME Crypto Transport Layer Security (TLS) cipher suite
Low = Disable (Default)
High = Enable

BIOS_RESP

R632 0 4 TEST_SET_UP R650 10K 4 +3V
SV_SET_UP
High = Strong (Default)

SV Detect

0 = SV Detect
1 = Default
R574 100K 4 SV_DET R575 10K 4 +3V_DEEP_SUS
for DS3

BOARD ID SETTING

Model	BOARD_ID5	BOARD_ID4	BOARD_ID2	BOARD_ID1	BOARD_ID0
DB R63 UMA			0	0	0
DB R63 DIS			0	0	1
SI R63 UMA			0	0	0
SI R63 DIS			0	0	1
PV R63 UMA			1	0	0
PV R63 DIS			1	0	1

8 BOARD_ID0 BOARD_ID0
8 BOARD_ID1 BOARD_ID1
8 BOARD_ID2 BOARD_ID2
8 BOARD_ID3 BOARD_ID3

RD0 R359 10K 4 BOARD_ID0 R365 10K 4 +3V_DEEP_SUS
RD1 R618 10K 4 BOARD_ID1 R655 10K 4
RD2 R600 10K 4 BOARD_ID2 R647 10K 4
RD4 R676 10K 4 BOARD_ID4 R675 10K 4
RD5 R379 10K 4 BOARD_ID5 R375 10K 4
RU0 R365 10K 4 +3V_DEEP_SUS
RU1 R655 10K 4
RU2 R647 10K 4
RU4 R675 10K 4
RU5 R375 10K 4
11/29: Pre PV Modify

for DS3





GFX Present

Rb R652 100K 4 DGPU_PRST# Ra R615 10K 4 +3V
SG UMA
Stuff Ra Rb
NC Rb Ra


PROJECT : R63
Quanta Computer Inc.

Size Custom Document Number PCH 4/6 (GPIO/MISC) Rev 1A


Date: Monday, December 24, 2012 Sheet 9 of 44




Lynx Point (GND)







Lynx Point (GND)




Green CLK Circuitry









DDR Thermal Sensor












Place these Caps near So-Dimm1.



VREF DQ1 M1 Solution










Capacitor Lookup Table		Resistor Divider Lookup Table		
C (nF)	Bits(5,4)	R _{pu} (Ohm)	R _{pd} (Ohm)	Bits(3,2,1)
680	00	NC	4750	000
82	01	8450	2000	001
10	10	4530	2000	010
NC	11	6980	4990	011
		4530	4990	100
		3240	5620	101
		3400	10000	110
		4750	NC	111


PS0 => 11001
PS1 => 00001
PS2 => 00000
PS3 => 11000

+1.8V_VGA
R488
8.45K_4
PS_0



	Configuration	PN
E	256Mx16 *4 pcs	AKD5PGWTW08 IC SDRAM(96P)H5TC4
	256Mx16 *4 pcs	AKD5PZSTL01 IC SDRAM(96P)MT41J256L
	256Mx16 *4 pcs	AKD5PZDT501 IC SDRAM(96P)K4W4G1
	128Mx16 *4 pcs	AKD5MZDTW03 IC SDRAM(96P)H5TC2
E	128Mx16 *4 pcs	
	128Mx16 *4 pcs	AKD5MGGT535 IC SDRAM(96P)K4W2G

14,16,18,19,44	+1.0V_VGA		+1.0V_VGA	
11,16,18,19,44	+1.8V_VGA		+1.8V_VGA	
17,18	+3V_DELAY		+3V_DELAY	

For Mars/ Sun
Change La, Lb
Bead to 0 ohm






Memory Type	
DDR3	27-MHz (± 30 ppm) crystal connected to XTALIN/XTALOUT, or 27-MHz (1.8 V) oscillator connected to XTALIN.
GDDR5	27-MHz (3.3 V) oscillator connected to XO_IN, and 100-MHz (3.3 V) oscillator connected to XO_IN2. (By default, this clock should not be spread since internal spreading is used.)



CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				Default Setting
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS, NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	X
TX_PWRS_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIe Transmitter De-emphasis Enable 0: 1x de-emphasis disabled 1: 1x de-emphasis enabled	X
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	1
BIF_VGA_DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
ROMIDCFG[2:0]	PS_0[3..1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select If GPIO22 = 0, defines memory aperture size If GPIO22 = 1, defines ROM type 100 - 512Kbit M25P05A (STD) 101 - 1Mbit V25P10A (STD) 101 - 1Mbit V25P10A (STD) 101 - 4Mbit V25P40 (Chingis) 100 - 512Kbit Fm25LV010 (Chingis) 101 - 1Mbit Fm25LV010 (Chingis)	XXX
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	X
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
CEC_DIS	PS_0[4]	GENLK_VSYNC	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	X
RESERVED RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA NA	GENLK_CLK GPIO6 GPIO21 GENERICC	NOTE: ALLOW FOR PULLUP PADS FOR THE RESERVED STRAPS BUT DO NOT INSTALL RESISTOR IF THESE GPIOs ARE USED, THEY MUST KEEP LOW AND NOT CONFLICT DURING RESET Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only)	0 0 0 0
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	XXX

Power Up/Down Sequence




Thems : stuff Ra=> disable MLPS , support GPIO only
Mars : stuff Rb=> enable MLPS , support MLPS only

Memory Aperture size

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0	
0	128M	0	0	0	+VGA_CORE
0	256M	0	0	1	+VGA_CORE
0	64M	0	1	0	+1.5V_VGA
0	32M	0	1	1	+1.5V_VGA
0	512M	1	0	0	+3.3V_Delay
0	1G	1	0	1	+3.3V_Delay
0	2G	1	1	0	+1.8V_VGA
0	4G	1	1	1	+1.8V_VGA

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.




Support BACO Mode







Note1. 1. No BACO Support :BIF VDDC shorts with VDDC (Install Ra)

2. BACO Support: Refer to the BACO reference schematics/Application note for detail about BIF_VDDC Rail if BACO is Supported (Uninstall Ra)


PX_EN = 0, for Normal Operation
PX_EN = 1, for BACO MODE





















CHANNEL A: 256MB/512MB DDR3






CRT PORT







HOLE



PROJECT : R63
Quanta Computer Inc.

Size Custom	Document Number CRT_Hole	Rev 1A
Date: Friday, December 21, 2012	Sheet 23 of 44	













SWR MODE	LDO MODE
Stuff L8	Stuff R86

PROJECT : R63
Quanta Computer Inc.


Size Custom	Document Number RTD2136	Rev 1A
Date: Friday, December 21, 2012	Sheet 24 of 44	

LID Switch


25






EMI request






close to HDMI conn



Close to HDMI Connector




10/14: SI for EMI request



PROJECT : R63
Quanta Computer Inc.

Size	Document Number	Rev
Custom	HDMI CONN	1A
Date:	Friday, December 21, 2012	Sheet 26 of 44


8 CLK_PCIE_REQ2#



8/21 DB Modify

RTS5227 AV12 R764 *0 4/S RTS5227 DV12S

SD / MMC
CARD READER




```
Change footprint to
sdcard-psdbtc-09glbs1nn4h3-11p
```


12/13: PV modify

SD D0	C596	5.6P/16V 4
SD D1	C586	5.6P/16V 4
SD D2	C610	5.6P/16V 4
SD D3	C605	5.6P/16V 4


Close to PIN1





TO Digital MIC




Close to Pin 34,35,36



PD#




>40mils trace




Close to PIN26

10/14 : SI modify








Close to PIN40











Close to PIN28




10/5: SI for library modify



Vset=1.242V



Check layout mount location

Close to CODEC
Speaker 4 ohm: 40milsKeep L_SPK+/- and R_SPK+/-
trace width 40 mil least

INT SPEAKER CONN

DFHD04MR236
3800-X04N-00X-4P-L

CNS

C8

C8

C70


C56

1000P/50V_4

1000P/50V_4

1000P/50V_4

1000P/50V_4



Close to CODEC

place to near U37 or under U37.

R420


*0.8/S

AGND


AGND

PROJECT : R63
Quanta Computer Inc.

Size	Document Number	Rev
Custom	Azalia ALC3227	1A
Date: Friday, December 21, 2012	Sheet 28 of 44	



for COMBO JACK




12/11: PV add

Touch Screen Connector


```
close to 14" TS connector(CN21).
```





adapter Type check










adapter select for EC



PROCHOT control








2M byte SPI EC ROM






KEYBOARD Con.


32





KEYBOARD PULL-UP




POWER BOTTON CONNECT



TOUCH PAD Con.




CPU FAN




SATA HDD CONNECTOR


33





SATA ODD CONNECTOR



follow INTEL DG change eject PU to +3V.



High : ODD power down
Low : ODD power on



2,6,7,8,9,10,12,13,14,23,24,25,26,27,28,29,30,31,32,34,39,40,42,44
4,7,9,11,25,31,32,34,35,36
7,23,26,28,29,32,34,39
35,39,44


+3V

+3VPCU


+5V


+12VALW




Mini PCI-E Card 1 WLAN




Accelerometer Sensor











+1.05V 2,4,9,10,11,31,34




CPU	Re	PR18
37W	9.09K	CS29092FB27
47W	14.7K	CS31472FB14

PUT COLSE
TO VCORE
Phase 1
Inductor


Dummy Rc
For 2 phase



CPU	Rd	PR14
37W	43.2K	CS34322FB00
47W	66.5K	CS36652FB16



POP Rb for 2 phase



CPU	Ra	Ca	Rb	Rc	Rd	Re	
37W	Dummy	Dummy	POP	Dummy	CS34322FB00	CS29092FB27	CH733RY8802
47W	POP	POP	Dummy	POP	CS36652FB16	CS31472FB14	CH756RM8802
R63 Location	PR10	PC6	PR4	PR8	PR14	PR18	PC128

PUT COLSE
TO VCORE
HOT SPOT


For 37W CPU ; PC128 Placed 330uF_9 mohm
For 47W CPU ; PC128 Placed 560uF_4.5 mohm

CPU	PC128
37W	CH733RY8802
47W	CH756RM8802



PROJECT : R63
Quanta Computer Inc.

Size	Document Number	Rev
Custom	CPUCORE (NCP81103)	1A
Date: Friday, December 21, 2012	Sheet 40 of 44	



For 37W CPU
Dummy these components

+VCC_CORE 4,40

VGA Core

+VGA_CORE 18,34,44

42

GPIO12 GPIO16 GPIO15 Thames XT

PWRCNTL4	PWRCNTL3	PWRCNTL1	V-CORE
0	1	0	1.0V
1	0	0	0.9V
1	0	1	0.875V

Default

GPIO10 GPIO12 GPIO16 GPIO20 GPIO15 Mars XT

PWRCNTL5	PWRCNTL4	PWRCNTL3	PWRCNTL2	PWRCNTL1	V-CORE
0	1	1	1	1	1.125V
1	0	0	0	0	1.100V
1	0	0	0	1	1.075V
1	0	0	1	0	1.050V
1	0	0	1	1	1.025V
1	0	1	0	0	1.000V
1	0	1	0	1	0.975V
1	0	1	1	0	0.950V
1	0	1	1	1	0.925V
1	1	0	0	0	0.900V
1	1	0	0	1	0.875V
1	1	0	1	0	0.850V
1	1	0	1	1	0.825V
1	1	1	0	0	0.800V

Default

Mars (25W)


+VGA_CORE


Countinue current: 25A

Peak current: 30A

OCF minimum: 33A


L-L=0mV/A







VGA TYPE	R2 Value	P/N	1.0V_VGA
Thems	10K	CS31002FB26	1.0V
MARS	11.3K	CS31132FB07	0.95V

+0.95V +/- 3%
Countinue current:2A
Peak current:3A
OCP minimum:4A




1.8V +/- 3%
Countinue current:2A
Peak current:3A
OCP minimum:4A



+1.8V_VGA 11,15,16,18,19
+1.0V_VGA 14,16,18,19
+3V_VGA 14,18

For reserve



PROJECT : R63
Quanta Computer Inc.

Size	Document Number	Rev
Custom	+VGACORE (RT8208/1.8V)	1A
Date: Friday, December 21, 2012	Sheet 44 of 44	